[45] Date of Patent:

Oct. 31, 1989

| [54] | MULTIPLICATION CIRCUIT CAPABLE OF |
|------|-----------------------------------|
| | OPERATING AT A HIGH SPEED WITH A |
| | SMALL AMOUNT OF HARDWARE |

| [75] | inventor: | Tetsuji | Oguchi, | Tokyo, Japan | |
|------|-----------|---------|---------|--------------|--|
|------|-----------|---------|---------|--------------|--|

| [73] A | Assignee: | NEC | Corporation, | Tokyo, | Japan |
|--------|-----------|-----|--------------|--------|-------|
|--------|-----------|-----|--------------|--------|-------|

[21] Appl. No.: 155,771

[22] Filed: Feb. 16, 1988

[30] Foreign Application Priority Data

| [30] | Foreign . | Application Pric | ority Data |
|------|------------------|------------------|------------|
| Feb | o. 13, 1987 [JP] | Japan | 62-31026 |
| | | | G06F 7/50 |
| | | | |
| [56] | | References Cite | • |

U.S. PATENT DOCUMENTS

| 3,761,699 | 9/1973 | Sather | 364/759 |
|-----------|---------|---------------|---------|
| 4,228,518 | 10/1980 | Chamberlin | 364/759 |
| 4,685,077 | 8/1987 | Loo | 364/759 |
| 4,745,569 | 5/1988 | Yamaoka et al | 364/759 |

OTHER PUBLICATIONS

Waser, "High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing", *Computer*, Oct. 1978, pp. 19-28.

Gerberich et al, "Multiplier/Divider Hardware Design

Accelerates Microprocessor Throughput", Computer Design, Jun. 1979, pp. 105-112.

Primary Examiner—David H. Malzahn Attorney, Agent, or Firm—Sughrue, Mion, Zinn, Macpeak & Seas

[57] ABSTRACT

A multiplication circuit comprises a zero detector coupled to a multiplier register so as to generate a signal indicative of completion of the multiplication operation when all of predetermined bits of the multiplier register are zero. A right shifter is coupled to the multiplier register so as to shift the input data one bit rightwardly and to put "0" at its most significant bit. The right shifter rewrites the multiplier register with the shifted data having the MSB of "0". Further, a left shifter is coupled to a multiplicand register so as to shift the input data one bit leftwardly and to put "0" at its least significant bit. The left shifter rewrites the multiplicand register with the leftwardly shifted data having the LSB of "0". An adder is coupled to receive a content of a product register and a content of the multiplicand register and to rewrite the product register with the result of an addition between the content of the product register and the content of the multiplicand register when the LSB of the multiplier register is "1".

4 Claims, 3 Drawing Sheets

