

# SPI Controller (SPI)

## 20.1 Overview




Figure 20.1-1. SPI Architecture

As Figure 20.1-1 shows, ESP32 integrates four SPI controllers which can be used to communicate with external devices that use the SPI protocol. Controller SPI0 is used as a buffer for accessing external memory. Controller SPI1 can be used as a master. Controllers SPI2 and SPI3 can be configured as either a master or a slave. When used as a master, each SPI controller can drive multiple CS signals (CS0~CS2) to activate multiple slaves. Controllers SPI1~SPI3 share two DMA channels.

The SPI signal buses consist of D, Q, CS0-CS2, CLK, WP, and HD signals, as Table 20.1-1 shows. Controllers SPI0 and SPI1 share one signal bus through an arbiter; the signals of the shared bus start with “SPI”. Controllers SPI2 and SPI3 use signal buses starting with “HSPI” and “VSPI” respectively. The I/O lines included in the above-mentioned signal buses can be mapped to pins via either the IO\_MUX module or the GPIO matrix. (Please refer to Chapter IO\_MUX for details.)

The SPI controller supports four-line full-duplex/half-duplex communication (MOSI, MISO, CS, and CLK lines) and three-line half-duplex-only communication (DATA, CS, and CLK lines) in GP-SPI mode. In QSPI mode, an SPI controller accesses the flash or SRAM by using signal buses D, Q, CS0~CS2, CLK, WP, and HD as a four-bit parallel SPI bus. The mapping between SPI bus signals and pin function signals under different communication modes is shown in Table 20.1-1.

Table 20.1-1. Mapping Between SPI Bus Signals and Pin Function Signals

Four-line GP-SPI Full-duplex/half- duplex signal bus	Three-line GP-SPI Half-duplex signal bus	QSPI Signal bus	Pin function signals		
			SPI signal bus	HSPI signal bus	VSPI signal bus
MOSI	DATA	D	SPID	HSPID	VSPID
MISO	-	Q	SPIQ	HSPIQ	VSPIQ

CS	CS	CS	SPICSO	HSPICSO	VSPICSO
CLK	CLK	CLK	SPICLK	HSPICLK	VSPICLK
-	-	WP	SPIWP	HSPIWP	VSPIWP
-	-	HD	SPIHD	HSPIHD	VSPIHD

## 20.2 SPI Features

### General Purpose SPI (GP-SPI)

- Programmable data transfer length, in multiples of 1 byte
- Four-line full-duplex/half-duplex communication and three-line half-duplex communication support
- Master mode and slave mode
- Programmable CPOL and CPHA
- Programmable clock

### Parallel QSPI

- Communication format support for specific slave devices such as flash
- Programmable communication format
- Six variations of flash-read operations available
- Automatic shift between flash and SRAM access
- Automatic wait states for flash access

### SPI DMA Support

- Support for sending and receiving data using linked lists

### SPI Interrupt Hardware

- SPI interrupts
- SPI DMA interrupts

## 20.3 GP-SPI

The SPI master mode supports four-line full-duplex/half-duplex communication and three-line half-duplex communication. Figure 20.3-1 outlines the connections needed for four-line full-duplex/half-duplex communications.




Figure 20.3-1. SPI Master and Slave Full-duplex/Half-duplex Communication

The SPI1~SPI3 controllers can communicate with other slaves as a standard SPI master. SPI2 and SPI3 can be configured as either a master or a slave. Every SPI master can be connected to three slaves at most by default. When not using DMA, the maximum length of data received/sent in one burst is 64 bytes. The data length is in multiples of one byte.

### 20.3.1 GP-SPI Four-line Full-duplex Communication

When configured to four-line full-duplex mode, the ESP32 SPI can act as either a master or a slave. The length of received and sent data needs to be set by configuring the SPI\_MISO\_DLEN\_REG, SPI\_MOSI\_DLEN\_REG registers for master mode as well as SPI\_SLV\_RDBUF\_DLEN\_REG, SPI\_SLV\_WRBUF\_DLEN\_REG registers for slave mode. The SPI\_DOUTDIN bit and SPI\_USR\_MOSI bit in register SPI\_USER\_REG should be configured to enable this communication mode. The SPI\_USR bit in register SPI\_CMD\_REG needs to be configured to initialize a data transfer.

### 20.3.2 GP-SPI Four-line Half-duplex Communication

When configured to four-line half-duplex mode, the ESP32 SPI can act as either a master or a slave. In this mode, the SPI communication supports flexible communication format as: command + address + dummy phase + received and/or sent data. The format is specified as follows:

1. command: length of 0~16 bits; Master Out Slave In (MOSI).
2. address: length of 0~32/64 bits; Master Out Slave In (MOSI).
3. dummy phase: length of 0~256 SPI clocks.
4. received and/or sent data: length of 0~512 bits (64 bytes); Master Out Slave In (MOSI) or Master In Slave Out (MISO).

The address length is up to 32 bits in GP-SPI master mode and 64 bits in QSPI master mode. The command phase, address phase, dummy phase and received/sent data phase are controlled by bits SPI\_USR\_COMMAND, SPI\_USR\_ADDR, SPI\_USR\_DUMMY, and SPI\_USR\_MISO/SPI\_USR\_MOSI respectively in register SPI\_USER\_REG. A certain phase is enabled only when its corresponding control bit is set to 1. Details can be found in [register description](#). When SPI works as a master, the register can be configured by software as required to determine whether or not to enable a certain phase.

When SPI works as a slave, the communication format must contain command, address, received and/or sent data, among which the command has several options listed in Table 20.3-1. During data transmission or

**Table 20.3-1. Command Definitions Supported by GP-SPI Slave in Half-duplex Mode**

Command	Description
0x1	Received by slave; writes data sent by the master into the slave status register via MOSI.
0x2	Received by slave; writes data sent by the master into the slave data buffer via MOSI.
0x3	Sent by slave; sends data in the slave buffer to master via MISO.
0x4	Sent by slave; sends data in the slave status register to master via MISO.
0x6	Writes master data on MOSI into data buffer and then sends the data in the slave data buffer to MISO.

reception, the CS signal should keep logic level low. If the CS signal is pulled up during transmission, the internal state of the slave will be reset.

The master can write the slave status register `SPI_SLV_WR_STATUS_REG`, and decide whether to read data from register `SPI_SLV_WR_STATUS_REG` or register `SPI_RD_STATUS_REG` via the `SPI_SLV_STATUS_READBACK` bit in register `SPI_SLAVE1_REG`. The SPI master can maintain communication with the slave by reading and writing slave status register, thus realizing complex communication with ease.

The length of received and sent data is controlled by `SPI_MISO_DLEN_REG` and `SPI_MOSI_DLEN_REG` in master mode, as well as `SPI_SLV_RDBUF_DLEN_REG` and `SPI_SLV_WRBUF_DLEN_REG` in slave mode. A reception or transmission of data is controlled by bit `SPI_USR_MOSI` or `SPI_USR_MISO` in `SPI_USER_REG`. The `SPI_USR` bit in register `SPI_CMD_REG` needs to be configured to initialize a data transfer.

### 20.3.3 GP-SPI Three-line Half-duplex Communication

The three-line half-duplex communication differs from four-line half-duplex communication in that the reception and transmission shares one signal bus and that the communication format must contain command, address, received and/or sent data. Software can enable three-line half-duplex communication by configuring `SPI_SIO` bit in `SPI_USER_REG` register.

**Note:**

- In half-duplex communication, the order of command, address, received and/or sent data in the communication format should be followed strictly.
- In half-duplex communication, communication formats "command + address + received data + sent data" and "received data + sent data" are not applicable to DMA.
- When ESP32 SPI acts as a slave, the master CS should be active at least one SPI clock period before a read/write process is initiated, and should be inactive at least one SPI clock period after the read/write process is completed.

## 20.3.4 GP-SPI Data Buffer




Figure 20.3-2. SPI Data Buffer

ESP32 SPI has  $16 \times 32$  bits of data buffer to buffer data-send and data-receive operations. As is shown in Figure 20.3-2, received data is written from the low byte of SPI\_W0\_REG by default and the writing ends with SPI\_W15\_REG. If the data length is over 64 bytes, the extra part will be written from SPI\_W0\_REG.

Data buffer blocks SPI\_W0\_REG ~ SPI\_W7\_REG and SPI\_W8\_REG ~ SPI\_W15\_REG data correspond to the lower part and the higher part respectively. They can be used separately, and are controlled by the SPI\_USR\_MOSI

\_HIGHPART bit and the SPI\_USR\_MISO\_HIGHPART bit in register SPI\_USER\_REG. For example, if SPI is configured as a master, when SPI\_USR\_MOSI\_HIGHPART = 1, SPI\_W8\_REG ~ SPI\_W15\_REG are used as buffer for sending data; when SPI\_USR\_MISO\_HIGHPART = 1, SPI\_W8\_REG ~ SPI\_W15\_REG are used as buffer for receiving data. If SPI acts as a slave, when SPI\_USR\_MOSI\_HIGHPART = 1, SPI\_W8\_REG ~ SPI\_W15\_REG are used as buffer for receiving data; when SPI\_USR\_MISO\_HIGHPART = 1, SPI\_W8\_REG ~ SPI\_W15\_REG are used as buffer for sending data.

## 20.4 GP-SPI Clock Control

The maximum output clock frequency of ESP32 GP-SPI master is  $f_{apb}/2$ , and the maximum input clock frequency of the ESP32 GP-SPI slave is  $f_{apb}/8$ . The master can derive other clock frequencies via frequency division.

$$f_{spi} = \frac{f_{apb}}{(SPI\_CLKCNT\_N+1)(SPI\_CLKDIV\_PRE+1)}$$

SPI\_CLKCNT\_N and SPI\_CLKDIV\_PRE are two bits of register SPI\_CLOCK\_REG (Please refer to 20.7 Register Description for details).  $SPI\_CLKCNT\_H = \lfloor \frac{SPI\_CLKCNT\_N+1}{2} - 1 \rfloor$ ,  $SPI\_CLKCNT\_N = SPI\_CLKCNT\_L$ . When the SPI\_CLK\_EQU\_SYSCLK bit in register SPI\_CLOCK\_REG is set to 1, and the other bits are set to 0, SPI output clock frequency is  $f_{apb}$ . For other clock frequencies, SPI\_CLK\_EQU\_SYSCLK needs to be 0. In slave mode, SPI\_CLKCNT\_N, SPI\_CLKCNT\_L, SPI\_CLKCNT\_H and SPI\_CLKDIV\_PRE should all be 0.

### 20.4.1 GP-SPI Clock Polarity (CPOL) and Clock Phase (CPHA)

The clock polarity and clock phase of ESP32 SPI are controlled by SPI\_CK\_IDLE\_EDGE bit in register SPI\_PIN\_REG, SPI\_CK\_OUT\_EDGE bit and SPI\_CK\_I\_EDGE bit in register SPI\_USER\_REG, as well as

**Table 20.4-1. Clock Polarity and Phase, and Corresponding SPI Register Values for SPI Master**

Registers	mode0	mode1	mode2	mode3
SPI_CK_IDLE_EDGE	0	0	1	1
SPI_CK_OUT_EDGE	0	1	1	0
SPI_MISO_DELAY_MODE	2(0)	1(0)	1(0)	2(0)
SPI_MISO_DELAY_NUM	0	0	0	0
SPI_MOSI_DELAY_MODE	0	0	0	0
SPI_MOSI_DELAY_NUM	0	0	0	0

SPI\_MISO\_DELAY\_MODE[1:0] bit, SPI\_MISO\_DELAY\_NUM[2:0] bit, SPI\_MOSI\_DELAY\_MODE[1:0] bit, SPI\_MOSI\_DELAY\_MUM[2:0] bit in register SPI\_CTRL2\_REG. Table 20.4-1 and Table 20.4-2 show the clock polarity and phase as well as the corresponding register values for ESP32 SPI master and slave, respectively. Note that for mode0 and mode2 in Table 20.4-2, the registers are configured differently in non-DMA mode and DMA mode, and that the SPI slave data is output in advance in DMA mode.

**Table 20.4-2. Clock Polarity and Phase, and Corresponding SPI Register Values for SPI Slave**

Registers	mode0		mode1	mode2		mode3
	Non-DMA	DMA		Non-DMA	DMA	
SPI_CK_IDLE_EDGE	1	0	1	0	1	0
SPI_CK_I_EDGE	0	1	1	1	0	0
SPI_MISO_DELAY_MODE	0	0	2	0	0	1
SPI_MISO_DELAY_NUM	0	2	0	0	2	0
SPI_MOSI_DELAY_MODE	2	0	0	1	0	0
SPI_MOSI_DELAY_NUM	2	3	0	2	3	0

1. mode0 means CPOL=0, CPHA=0. When SPI is idle, the clock output is logic low; data changes on the falling edge of the SPI clock and is sampled on the rising edge;
2. mode1 means CPOL=0, CPHA=1. When SPI is idle, the clock output is logic low; data changes on the rising edge of the SPI clock and is sampled on the falling edge;

3. mode2 means when CPOL=1, CPHA=0. When SPI is idle, the clock output is logic high; data changes on the rising edge of the SPI clock and is sampled on the falling edge;
4. mode3 means when CPOL=1, CPHA=1. When SPI is idle, the clock output is logic high; data changes on the falling edge of the SPI clock and is sampled on the rising edge.

## 20.4.2 GP-SPI Timing

The data signals of ESP32 GP-SPI can be mapped to physical pins either via IO\_MUX or via IO\_MUX and GPIO matrix. Input signals will be delayed by two  $clk_{apb}$  clock cycles when they pass through the matrix. Output signals will not be delayed.

When GP-SPI is used as master and the data signals are not received by the SPI controller via GPIO matrix, if GP-SPI output clock frequency is  $clk_{apb}/2$ , register SPI\_MISO\_DELAY\_MODE should be set to 0 when configuring the clock polarity. If GP-SPI output clock frequency is not higher than  $clk_{apb}/4$ , register SPI\_MISO\_DELAY\_MODE can be set to the corresponding value in Table 20.4-1 when configuring the clock polarity.

When GP-SPI is used in master mode and the data signals enter the SPI controller via the GPIO matrix:

1. If GP-SPI output clock frequency is  $clk_{apb}/2$ , register SPI\_MISO\_DELAY\_MODE should be set to 0 and the dummy phase should be enabled (SPI\_USR\_DUMMY = 1) for one  $clk_{spi}$  clock cycle (SPI\_USR\_DUMMY\_CYC LELEN = 0) when configuring the clock polarity;
2. If GP-SPI output clock frequency is  $clk_{apb}/4$ , register SPI\_MISO\_DELAY\_MODE should be set to 0 when configuring the clock polarity;
3. If GP-SPI output clock frequency is not higher than  $clk_{apb}/8$ , register SPI\_MISO\_DELAY\_MODE can be set to the corresponding value in Table 20.4-1 when configuring the clock polarity.

When GP-SPI is used in slave mode, the clock signal and the data signals should be routed to the SPI controller via the same path, i.e., neither the clock signal nor the data signals passes through GPIO matrix, or both of them pass through GPIO matrix. This is important in ensuring that the signals are not delayed by different time periods before they reach the SPI hardware.

Assume that  $t_{spi}$ ,  $t_{pre}$  and  $t_v$  in Figure 20.4-1 denote SPI clock period, how far ahead data output is, and data output delay time, respectively. Assume the SPI slave's main clock period is  $t_{apb}$ . For non-DMA mode0, SPI slave data output is delayed by  $t_v$ :

- $t_v < 3.5 * t_{apb}$ , if CLK does not pass through GPIO matrix;
- $t_v < 5.5 * t_{apb}$ , if CLK passes through GPIO matrix.

In DMA mode1 and mode3, SPI slave data output is delayed by the same period of time as in non-DMA mode. However, for mode0 and mode2, SPI slave data is output earlier by  $t_{pre}$ :

- $t_{pre} < (t_{spi}/2 - 5.5 * t_{apb})$ , if CLK does not pass through GPIO matrix;
- $t_{pre} < (t_{spi}/2 - 7.5 * t_{apb})$ , if CLK passes through GPIO matrix.




Figure 20.4-1. GP-SPI Slave Data Output

To conclude, if signals do not pass through GPIO matrix, the SPI slave clock frequency is up to  $f_{apb}/8$ ; if signals pass through GPIO matrix, the SPI slave clock frequency is up to  $f_{apb}/12$ . Note that  $(t_{spi}/2 - t_{pre})$  represents data output hold time for SPI slave in mode0 and mode2.

## 20.5 Parallel QSPI

ESP32 SPI controllers support SPI bus memory devices (such as flash and SRAM). The hardware connection between the SPI pins and the memories is shown by Figure 20.5-1.




Figure 20.5-1. Parallel QSPI

SPI1, SPI2 and SPI3 controllers can also be configured as QSPI master to connect to external memory. The maximum output clock frequency of the SPI memory interface is  $f_{apb}$ , with the same clock configuration as that of the GP-SPI master.

### 20.5.1 Communication Format of Parallel QSPI

To support communication with special slave devices, ESP32 QSPI implements a specifically designed communication protocol. The communication format of ESP32 QSPI master is the same as that of GP-SPI four-line half-duplex communication, except that in address phase and data phase, software can configure registers to enable two-line or four-line transmission. Figure 20.5-2 shows a QSPI communication mode with four-line transmission in address phase and data phase.




Figure 20.5-2. Communication Format of Parallel QSPI

ESP32 QSPI supports flash-read operation in one-line, two-line, and four-line modes. When working as a QSPI master, the command phase, address phase, dummy phase and data phase can be configured as needed, as flexible as in GP-SPI mode.

**Note** that GPI-SPI full-duplex mode does not support dummy phase.

## 20.6 GP-SPI Interrupt Hardware

ESP32 SPI generates two types of interrupts. One is the SPI interrupt and the other is the SPI DMA interrupt.

ESP32 SPI reckons the completion of send- and/or receive-operations as the completion of one operation from the controller and generates one interrupt. When ESP32 SPI is configured to slave mode, the slave will generate read/write status registers and read/write buffer data interrupts according to different operations.

### 20.6.1 SPI Interrupts

The SPI\_\*\_INTEN bits in the SPI\_SLAVE\_REG register can be set to enable SPI interrupts. When an SPI interrupt happens, the interrupt flag in the corresponding SPI\_\*\_DONE register will get set. This flag is writable, and an interrupt can be cleared by setting the bit to zero.

- SPI\_TRANS\_DONE\_INT: Triggered when an SPI operation is done.
- SPI\_SLV\_WR\_STA\_INT: Triggered when an SPI slave status write is done.
- SPI\_SLV\_RD\_STA\_INT: Triggered when an SPI slave status read is done.
- SPI\_SLV\_WR\_BUF\_INT: Triggered when an SPI slave buffer write is done.
- SPI\_SLV\_RD\_BUD\_INT: Triggered when an SPI slave buffer read is done.

### 20.6.2 DMA Interrupts

- SPI\_OUT\_TOTAL\_EOF\_INT: Triggered when all linked lists are sent.
- SPI\_OUT\_EOF\_INT: Triggered when one linked list is sent.
- SPI\_OUT\_DONE\_INT: Triggered when the last linked list item has zero length.
- SPI\_IN\_SUC\_EOF\_INT: Triggered when all linked lists are received.

- SPI\_IN\_ERR\_EOF\_INT: Triggered when there is an error receiving linked lists.
- SPI\_IN\_DONE\_INT: Triggered when the last received linked list had a length of 0.
- SPI\_INLINK\_DSCR\_ERROR\_INT: Triggered when the received linked list is invalid.
- SPI\_OUTLINK\_DSCR\_ERROR\_INT: Triggered when the linked list to be sent is invalid.
- SPI\_INLINK\_DSCR\_EMPTY\_INT: Triggered when no valid linked list is available.

## 20.7 Register Summary

The addresses in this section are relative to the SPI base address provided in Table 3.3-6 in Chapter 3 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section *Access Types for Registers*.

Name	Description	SPI0	SPI1	SPI2	SPI3	Acc
<b>Control and configuration registers</b>						
SPI_CTRL_REG	Bit order and QIO/DIO/QOUT/DOUT mode settings	3FF43008	3FF42008	3FF64008	3FF65008	R/W
SPI_CTRL2_REG	Timing configuration	3FF43014	3FF42014	3FF64014	3FF65014	R/W
SPI_CLOCK_REG	Clock configuration	3FF43018	3FF42018	3FF64018	3FF65018	R/W
SPI_PIN_REG	Polarity and CS configuration	3FF43034	3FF42034	3FF64034	3FF65034	R/W
<b>Slave mode configuration registers</b>						
SPI_SLAVE_REG	Slave mode configuration and interrupt status	3FF43038	3FF42038	3FF64038	3FF65038	R/W
SPI_SLAVE1_REG	Slave data bit lengths	3FF4303C	3FF4203C	3FF6403C	3FF6503C	R/W
SPI_SLAVE2_REG	Dummy cycle length configuration	3FF43040	3FF42040	3FF64040	3FF65040	R/W
SPI_SLV_WR_STATUS_REG	Slave status/Part of lower master address	3FF43030	3FF42030	3FF64030	3FF65030	R/W
SPI_SLV_WRBUF_DLEN_REG	Write-buffer operation length	3FF43048	3FF42048	3FF64048	3FF65048	R/W
SPI_SLV_RDBUF_DLEN_REG	Read-buffer operation length	3FF4304C	3FF4204C	3FF6404C	3FF6504C	R/W
SPI_SLV_RD_BIT_REG	Read data operation length	3FF43064	3FF42064	3FF64064	3FF65064	R/W
<b>User-defined command mode registers</b>						
SPI_CMD_REG	Start user-defined command	3FF43000	3FF42000	3FF64000	3FF65000	R/W
SPI_ADDR_REG	Address data	3FF43004	3FF42004	3FF64004	3FF65004	R/W

Name	Description	SPIO	SPI1	SPI2	SPI3	Acc
SPI_USER_REG	User defined command configuration	3FF4301C	3FF4201C	3FF6401C	3FF6501C	R/W
SPI_USER1_REG	Address and dummy cycle configuration	3FF43020	3FF42020	3FF64020	3FF65020	R/W
SPI_USER2_REG	Command length and value configuration	3FF43024	3FF42024	3FF64024	3FF65024	R/W
SPI_MOSI_DLEN_REG	MOSI length	3FF43028	3FF42028	3FF64028	3FF65028	R/W
SPI_W0_REG	SPI data register 0	3FF43080	3FF42080	3FF64080	3FF65080	R/W
SPI_W1_REG	SPI data register 1	3FF43084	3FF42084	3FF64084	3FF65084	R/W
SPI_W2_REG	SPI data register 2	3FF43088	3FF42088	3FF64088	3FF65088	R/W
SPI_W3_REG	SPI data register 3	3FF4308C	3FF4208C	3FF6408C	3FF6508C	R/W
SPI_W4_REG	SPI data register 4	3FF43090	3FF42090	3FF64090	3FF65090	R/W
SPI_W5_REG	SPI data register 5	3FF43094	3FF42094	3FF64094	3FF65094	R/W
SPI_W6_REG	SPI data register 6	3FF43098	3FF42098	3FF64098	3FF65098	R/W
SPI_W7_REG	SPI data register 7	3FF4309C	3FF4209C	3FF6409C	3FF6509C	R/W
SPI_W8_REG	SPI data register 8	3FF430A0	3FF420A0	3FF640A0	3FF650A0	R/W
SPI_W9_REG	SPI data register 9	3FF430A4	3FF420A4	3FF640A4	3FF650A4	R/W
SPI_W10_REG	SPI data register 10	3FF430A8	3FF420A8	3FF640A8	3FF650A8	R/W
SPI_W11_REG	SPI data register 11	3FF430AC	3FF420AC	3FF640AC	3FF650AC	R/W
SPI_W12_REG	SPI data register 12	3FF430B0	3FF420B0	3FF640B0	3FF650B0	R/W
SPI_W13_REG	SPI data register 13	3FF430B4	3FF420B4	3FF640B4	3FF650B4	R/W
SPI_W14_REG	SPI data register 14	3FF430B8	3FF420B8	3FF640B8	3FF650B8	R/W
SPI_W15_REG	SPI data register 15	3FF430BC	3FF420BC	3FF640BC	3FF650BC	R/W
<b>DMA configuration registers</b>						
SPI_DMA_CONF_REG	DMA configuration register	3FF43100	3FF42100	3FF64100	3FF65100	R/W
SPI_DMA_OUT_LINK_REG	DMA outlink address and configuration	3FF43104	3FF42104	3FF64104	3FF65104	R/W
SPI_DMA_IN_LINK_REG	DMA inlink address and configuration	3FF43108	3FF42108	3FF64108	3FF65108	R/W
SPI_DMA_STATUS_REG	DMA status	3FF4310C	3FF4210C	3FF6410C	3FF6510C	RO
SPI_IN_ERR_EOF_DES_ADDR_REG	Descriptor address where an error occurs	3FF43120	3FF42120	3FF64120	3FF65120	RO
SPI_IN_SUC_EOF_DES_ADDR_REG	Descriptor address where EOF occurs	3FF43124	3FF42124	3FF64124	3FF65124	RO
SPI_INLINK_DSCR_REG	Current descriptor pointer	3FF43128	3FF42128	3FF64128	3FF65128	RO
SPI_INLINK_DSCR_BFO_REG	Next descriptor data pointer	3FF4312C	3FF4212C	3FF6412C	3FF6512C	RO
SPI_INLINK_DSCR_BF1_REG	Current descriptor data pointer	3FF43130	3FF42130	3FF64130	3FF65130	RO

Name	Description	SPIO	SPI1	SPI2	SPI3	Acc
SPI_OUT_EOF_BFR_DES_ADDR_REG	Relative buffer address where EOF occurs	3FF43134	3FF42134	3FF64134	3FF65134	RO
SPI_OUT_EOF_DES_ADDR_REG	Descriptor address where EOF occurs	3FF43138	3FF42138	3FF64138	3FF65138	RO
SPI_OUTLINK_DSCR_REG	Current descriptor pointer	3FF4313C	3FF4213C	3FF6413C	3FF6513C	RO
SPI_OUTLINK_DSCR_BFO_REG	Next descriptor data pointer	3FF43140	3FF42140	3FF64140	3FF65140	RO
SPI_OUTLINK_DSCR_BF1_REG	Current descriptor data pointer	3FF43144	3FF42144	3FF64144	3FF65144	RO
SPI_DMA_RSTATUS_REG	DMA memory read status	3FF43148	3FF42148	3FF64148	3FF65148	RO
SPI_DMA_TSTATUS_REG	DMA memory write status	3FF4314C	3FF4214C	3FF6414C	3FF6514C	RO
<b>DMA interrupt registers</b>						
SPI_DMA_INT_RAW_REG	Raw interrupt status	3FF43114	3FF42114	3FF64114	3FF65114	RO
SPI_DMA_INT_ST_REG	Masked interrupt status	3FF43118	3FF42118	3FF64118	3FF65118	RO
SPI_DMA_INT_ENA_REG	Interrupt enable bits	3FF43110	3FF42110	3FF64110	3FF65110	R/W
SPI_DMA_INT_CLR_REG	Interrupt clear bits	3FF4311C	3FF4211C	3FF6411C	3FF6511C	R/W





## Register 20.5. SPI\_RD\_STATUS\_REG (0x10)

SPI\_STATUS\_EXT

SPI\_STATUS

31	24	23	16	15	0	
0x000	0x000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				Reset

**SPI\_STATUS\_EXT** Reserved.

**SPI\_STATUS** Reserved.








**SPI\_CS\_SETUP** Setting this bit enables a delay between CS active edge and the first clock edge, in multiples of one SPI clock cycle. In full-duplex mode and QSPI mode, setting this bit results in (SPI\_SETUP\_TIME + 1.5) SPI clock cycles delay. In full-duplex mode, there will be 1.5 SPI clock cycles delay for mode0 and mode2, and 1 SPI clock cycle delay for mode1 and mode3. (R/W)

**SPI\_CS\_HOLD** Setting this bit enables a delay between the end of a transmission and CS being inactive, as specified in SPI\_HOLD\_TIME. (R/W)

**SPI\_DOUTDIN** Set the bit to enable full-duplex communication. (R/W)

**Register 20.9. SPI\_USER1\_REG (0x20)**



**SPI\_USR\_ADDR\_BITLEN** It indicates the bit length of the transmitted address minus one in half-duplex mode and QSPI mode, in multiples of one bit. It is only valid when SPI\_USR\_ADDR is set to 1. (RO)

**SPI\_USR\_DUMMY\_CYCLELEN** It indicates the number of SPI clock cycles for the dummy phase minus one in SPI half-duplex mode and QSPI mode. It is only valid when SPI\_USR\_DUMMY is set to 1. (R/W)





## Register 20.15. SPI\_SLAVE\_REG (0x38)

31	30	29	28	27	26	23	22	20	19	17	16	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SPI\_SYNC\_RESET** When set, it resets the latched values of the SPI clock line, CS line and data line. (R/W)

**SPI\_SLAVE\_MODE** This bit is used to set the mode of the SPI device. (R/W)  
 1: slave mode;  
 0: master mode.

**SPI\_SLV\_WR\_RD\_BUF\_EN** This bit is only used in slave half-duplex mode, where when it is set, the write and read data commands are enabled. (R/W)

**SPI\_SLV\_WR\_RD\_STA\_EN** This bit is only used in slave half-duplex mode, where when it is set, the write and read status commands are enabled. (R/W)

**SPI\_SLV\_CMD\_DEFINE** Reserved.

**SPI\_TRANS\_CNT** The counter for operations in both the master mode and the slave mode. (RO)

**SPI\_SLV\_LAST\_STATE** In slave mode, this contains the state of the SPI state machine. (RO)

**SPI\_SLV\_LAST\_COMMAND** Reserved.

**SPI\_CS\_I\_MODE** Reserved.

**SPI\_TRANS\_INTEN** The interrupt enable bit for the [SPI\\_TRANS\\_DONE\\_INT](#) interrupt. (R/W)

**SPI\_SLV\_WR\_STA\_INTEN** The interrupt enable bit for the [SPI\\_SLV\\_WR\\_STA\\_INT](#) interrupt. (R/W)

**SPI\_SLV\_RD\_STA\_INTEN** The interrupt enable bit for the [SPI\\_SLV\\_RD\\_STA\\_INT](#) interrupt. (R/W)

**SPI\_SLV\_WR\_BUF\_INTEN** The interrupt enable bit for the [SPI\\_SLV\\_WR\\_BUF\\_INT](#) interrupt. (R/W)

**SPI\_SLV\_RD\_BUF\_INTEN** The interrupt enable bit for the [SPI\\_SLV\\_RD\\_BUF\\_INT](#) interrupt. (R/W)

**SPI\_TRANS\_DONE** The raw interrupt status bit for the [SPI\\_TRANS\\_DONE\\_INT](#) interrupt. It is set by hardware and cleared by software. (R/W)

**SPI\_SLV\_WR\_STA\_DONE** The raw interrupt status bit for the [SPI\\_SLV\\_WR\\_STA\\_INT](#) interrupt. It is set by hardware and cleared by software, and only applicable to slave half-duplex mode. (R/W)

**SPI\_SLV\_RD\_STA\_DONE** The raw interrupt status bit for the [SPI\\_SLV\\_RD\\_STA\\_INT](#) interrupt. It is set by hardware and cleared by software, and only applicable to slave half-duplex mode. (R/W)



### Register 20.17. SPI\_SLAVE2\_REG (0x40)

<i>SPI_SLV_WRBUF_DUMMY_CYCLELEN</i>								<i>SPI_SLV_RDBUF_DUMMY_CYCLELEN</i>								<i>SPI_SLV_WRSTA_DUMMY_CYCLELEN</i>								<i>SPI_SLV_RDSTA_DUMMY_CYCLELEN</i>								
31								24	23							16	15							8	7							0
0 0 0 0 0 0 0 0								0x000								0x000								0x000								Reset

**SPI\_SLV\_WRBUF\_DUMMY\_CYCLELEN** It indicates the number of SPI clock cycles minus one for the dummy phase for write-data operations. It is only valid when SPI\_SLV\_WRBUF\_DUMMY\_EN is set to 1 in slave half-duplex mode. (R/W)

**SPI\_SLV\_RDBUF\_DUMMY\_CYCLELEN** It indicates the number of SPI clock cycles minus one for the dummy phase for read-data operations. It is only valid when SPI\_SLV\_RDBUF\_DUMMY\_EN is set to 1 in slave half-duplex mode. (R/W)

**SPI\_SLV\_WRSTA\_DUMMY\_CYCLELEN** It indicates the number of SPI clock cycles minus one for the dummy phase for write-status register operations. It is only valid when SPI\_SLV\_WRSTA\_DUMMY\_EN is set to 1 in slave half-duplex mode. (R/W)

**SPI\_SLV\_RDSTA\_DUMMY\_CYCLELEN** It indicates the number of SPI clock cycles minus one for the dummy phase for read-status register operations. It is only valid when SPI\_SLV\_RDSTA\_DUMMY\_EN is set to 1 in slave half-duplex mode. (R/W)

### Register 20.18. SPI\_SLAVE3\_REG (0x44)

<i>SPI_SLV_WRSTA_CMD_VALUE</i>								<i>SPI_SLV_RDSTA_CMD_VALUE</i>								<i>SPI_SLV_WRBUF_CMD_VALUE</i>								<i>SPI_SLV_RDBUF_CMD_VALUE</i>								
31								24	23							16	15							8	7							0
0 0 0 0 0 0 0 0								0 0 0 0 0 0 0 0								0 0 0 0 0 0 0 0								0 0 0 0 0 0 0 0								Reset

**SPI\_SLV\_WRSTA\_CMD\_VALUE** Reserved.

**SPI\_SLV\_RDSTA\_CMD\_VALUE** Reserved.

**SPI\_SLV\_WRBUF\_CMD\_VALUE** Reserved.

**SPI\_SLV\_RDBUF\_CMD\_VALUE** Reserved.










Register 20.29. SPI\_DMA\_INT\_ENA\_REG (0x110)



**SPI\_OUT\_TOTAL\_EOF\_INT\_ENA** The interrupt enable bit for the [SPI\\_OUT\\_TOTAL\\_EOF\\_INT](#) interrupt. (R/W)

**SPI\_OUT\_EOF\_INT\_ENA** The interrupt enable bit for the [SPI\\_OUT\\_EOF\\_INT](#) interrupt. (R/W)

**SPI\_OUT\_DONE\_INT\_ENA** The interrupt enable bit for the [SPI\\_OUT\\_DONE\\_INT](#) interrupt. (R/W)

**SPI\_IN\_SUC\_EOF\_INT\_ENA** The interrupt enable bit for the [SPI\\_IN\\_SUC\\_EOF\\_INT](#) interrupt. (R/W)

**SPI\_IN\_ERR\_EOF\_INT\_ENA** The interrupt enable bit for the [SPI\\_IN\\_ERR\\_EOF\\_INT](#) interrupt. (R/W)

**SPI\_IN\_DONE\_INT\_ENA** The interrupt enable bit for the [SPI\\_IN\\_DONE\\_INT](#) interrupt. (R/W)

**SPI\_INLINK\_DSCR\_ERROR\_INT\_ENA** The interrupt enable bit for the [SPI\\_INLINK\\_DSCR\\_ERROR\\_INT](#) interrupt. (R/W)

**SPI\_OUTLINK\_DSCR\_ERROR\_INT\_ENA** The interrupt enable bit for the [SPI\\_OUTLINK\\_DSCR\\_ERROR\\_INT](#) interrupt. (R/W)

**SPI\_INLINK\_DSCR\_EMPTY\_INT\_ENA** The interrupt enable bit for the [SPI\\_INLINK\\_DSCR\\_EMPTY\\_INT](#) interrupt. (R/W)



## Register 20.31. SPI\_DMA\_INT\_ST\_REG (0x118)

(reserved)										SPI_OUT_TOTAL_EOF_INT_ST SPI_OUT_EOF_INT_ST SPI_OUT_DONE_INT_ST SPI_IN_SUC_EOF_INT_ST SPI_IN_ERR_EOF_INT_ST SPI_IN_DONE_INT_ST SPI_INLINK_DSCR_ERROR_INT_ST SPI_OUTLINK_DSCR_ERROR_INT_ST SPI_INLINK_DSCR_EMPTY_INT_ST																													
31																			9	8	7	6	5	4	3	2	1	0											
0																			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**SPI\_OUT\_TOTAL\_EOF\_INT\_ST** The masked interrupt status bit for the [SPI\\_OUT\\_TOTAL\\_EOF\\_INT](#) interrupt. (RO)

**SPI\_OUT\_EOF\_INT\_ST** The masked interrupt status bit for the [SPI\\_OUT\\_EOF\\_INT](#) interrupt. (RO)

**SPI\_OUT\_DONE\_INT\_ST** The masked interrupt status bit for the [SPI\\_OUT\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_IN\_SUC\_EOF\_INT\_ST** The masked interrupt status bit for the [SPI\\_IN\\_SUC\\_EOF\\_INT](#) interrupt. (RO)

**SPI\_IN\_ERR\_EOF\_INT\_ST** The masked interrupt status bit for the [SPI\\_IN\\_ERR\\_EOF\\_INT](#) interrupt. (RO)


**SPI\_IN\_DONE\_INT\_ST** The masked interrupt status bit for the [SPI\\_IN\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_INLINK\_DSCR\_ERROR\_INT\_ST** The masked interrupt status bit for the [SPI\\_INLINK\\_DSCR\\_ERROR\\_INT](#) interrupt. (RO)

**SPI\_OUTLINK\_DSCR\_ERROR\_INT\_ST** The masked interrupt status bit for the [SPI\\_OUTLINK\\_DSCR\\_ERROR\\_INT](#) interrupt. (RO)

**SPI\_INLINK\_DSCR\_EMPTY\_INT\_ST** The masked interrupt status bit for the [SPI\\_INLINK\\_DSCR\\_EMPTY\\_INT](#) interrupt. (RO)

### Register 20.32. SPI\_DMA\_INT\_CLR\_REG (0x11C)



**SPI\_OUT\_TOTAL\_EOF\_INT\_CLR** Set this bit to clear the [SPI\\_OUT\\_TOTAL\\_EOF\\_INT](#) interrupt. (R/W)

**SPI\_OUT\_EOF\_INT\_CLR** Set this bit to clear the [SPI\\_OUT\\_EOF\\_INT](#) interrupt. (R/W)

**SPI\_OUT\_DONE\_INT\_CLR** Set this bit to clear the [SPI\\_OUT\\_DONE\\_INT](#) interrupt. (R/W)

**SPI\_IN\_SUC\_EOF\_INT\_CLR** Set this bit to clear the [SPI\\_IN\\_SUC\\_EOF\\_INT](#) interrupt. (R/W)

**SPI\_IN\_ERR\_EOF\_INT\_CLR** Set this bit to clear the [SPI\\_IN\\_ERR\\_EOF\\_INT](#) interrupt. (R/W)


**SPI\_IN\_DONE\_INT\_CLR** Set this bit to clear the [SPI\\_IN\\_DONE\\_INT](#) interrupt. (R/W)

**SPI\_INLINK\_DSCR\_ERROR\_INT\_CLR** Set this bit to clear the [SPI\\_INLINK\\_DSCR\\_ERROR\\_INT](#) interrupt. (R/W)

**SPI\_OUTLINK\_DSCR\_ERROR\_INT\_CLR** Set this bit to clear the [SPI\\_OUTLINK\\_DSCR\\_ERROR\\_INT](#) interrupt. (R/W)


**SPI\_INLINK\_DSCR\_EMPTY\_INT\_CLR** Set this bit to clear the [SPI\\_INLINK\\_DSCR\\_EMPTY\\_INT](#) interrupt. (R/W)

### Register 20.33. SPI\_IN\_ERR\_EOF\_DES\_ADDR\_REG (0x120)



**SPI\_IN\_ERR\_EOF\_DES\_ADDR\_REG** The inlink descriptor address when SPI DMA encountered an error in receiving data. (RO)

### Register 20.34. SPI\_IN\_SUC\_EOF\_DES\_ADDR\_REG (0x124)



**SPI\_IN\_SUC\_EOF\_DES\_ADDR\_REG** The last inlink descriptor address when SPI DMA encountered EOF. (RO)





