


FPGA Board assembled Intel/Altera FPGA "5CEFA5F2317N"

<b>5C</b>	Cyclone V	- TSMC 28nm low power (28LP) process technology - 1.1V core voltage
<b>E</b>	Enhanced logic/memory	- 77,000 LEs (Logic Elements)
<b>F</b>	No hard PCIe and 2 hard memory controllers	- 29,080 ALMs (Adaptive Logic Modules)
<b>A5</b>	77k logic elements	- 116,320 Registers, 240 Total I/Os
<b>F</b>	Fineline Ball Grid Array (FBGA)	- 240 GP(General Purpose)I/Os
<b>23</b>	484 pins (22 x 22), 1 mm pitch, 23 mm square	- 2 Memory controllers, 4,567,040 Memory bits
<b>I</b>	Industrial operating temperature (-40°C to 100°C)	- 150 DSP(Digital Signal Processor) blocks
<b>7</b>	Speed grade	- 300 18x18 Multipliers
<b>N</b>	Lead-free packaging	- 6 Fractional PLLs (Phase-Locked Loops) - 4 DLLs (Delay-Locked Loops), 16 Global clocks - 60 LVDS (Low Voltage Differential Signal) Transmitters & 60 LVDS Receivers


# Top View - Wire Bond Cyclone V - 5CEFA5F2317



- User I/O
- User assigned I/O
- Fitter assigned I...
- Unbonded pad
- Reserved pin
- ⓔ DEV\_OE
- ⓓ DIFF\_n
- ⓓ DIFF\_p
- ⓓ DIFF\_n output
- ⓓ DIFF\_p output
- ⓓ DQ
- ⓓ DQS
- ⓓ DQSB
- ⓓ CLK\_n
- ⓓ CLK\_p
- ⓓ Other PLL
- ⓓ MSEL0
- ⓓ MSEL1
- ⓓ MSEL2
- ⓓ MSEL3
- ⓓ CONF\_DONE
- ⓓ DCLK
- ⓓ nCE
- ⓓ nCONFIG
- ⓓ TDI
- ⓓ TCK
- ⓓ TMS
- ⓓ TDO
- ⓓ nSTATUS
- ⓓ Other dedicate...
- ⓓ VREF
- ⓓ VCCP/VCCR/...
- ⓓ VCCA
- ⓓ VCCIO
- ⓓ VCCPD
- ⓓ GND
- ⓓ GND for ...
- ⓓ RREF
- × No connect









HMTech



5CEFA5F23

Cyclone V Core Board



Example of pin assignment list (hcvcdac.v) for Quartus pin planner

Pin post "U5"					Pin post "U6"						
FPGA Pin	I/O	Pin #	I/O	FPGA Pin	FPGA Pin	I/O	Pin #	I/O	FPGA Pin		
GND	-	1	2	-	GND	-	1	2	-	GND	
3.3V	-	3	4	-	3.3V	-	3	4	-	3.3V	
GND	-	5	6	-	GND	-	5	6	-	GND	
BANK7A_F19	r[5]	7	8	NC	BANK7A_F18	BANK4A_AB21	NC	7	8	NC	BANK4A_AB20
BANK7A_E19	r[4]	9	10	NC	BANK7A_D19	BANK4A_Y19	NC	9	10	NC	BANK4A_Y20
BANK7A_C20	r[3]	11	12	NC	BANK7A_B20	BANK4A_AA20	NC	11	12	NC	BANK4A_AA19
BANK7A_A20	r[2]	13	14	NC	BANK7A_A19	BANK4A_W19	NC	13	14	NC	BANK4A_V20
BANK7A_C19	r[1]	15	16	NC	BANK7A_C18	BANK4A_AB18	NC	15	16	NC	BANK4A_AB17
BANK7A_A18	r[0]	17	18	NC	BANK7A_A17	BANK4A_U17	NC	17	18	NC	BANK4A_U16
BANK7A_B18	g[5]	19	20	NC	BANK7A_B17	BANK5A_R16	NC	19	20	NC	BANK5A_R17
BANK7A_B16	g[4]	21	22	NC	BANK7A_C16	BANK5A_T15	NC	21	22	NC	BANK5A_R15
BANK7A_C15	g[3]	23	24	NC	BANK7A_B15	BANK4A_R14	NC	23	24	NC	BANK4A_P14
BANK7A_E15	g[2]	25	26	NC	BANK7A_F15	BANK4A_AA15	NC	25	26	NC	BANK4A_AB15
BANK7A_A15	g[1]	27	28	NC	BANK7A_A14	BANK4A_T13	NC	27	28	NC	BANK4A_T12
BANK7A_B13	g[0]	29	30	NC	BANK7A_A13	BANK3B_R11	NC	29	30	NC	BANK3B_R10
BANK7A_B12	b[5]	31	32	NC	BANK7A_A12	BANK4A_AA13	NC	31	32	NC	BANK4A_AA14
BANK7A_G15	b[4]	33	34	NC	BANK7A_F14	BANK4A_Y15	NC	33	34	NC	BANK4A_Y14
BANK7A_H13	b[3]	35	36	NC	BANK7A_G13	BANK4A_AB12	NC	35	36	NC	BANK4A_AB13
BANK7A_D12	b[2]	37	38	NC	BANK7A_E12	BANK3B_AB11	NC	37	38	NC	BANK3B_AB10
BANK7A_H11	b[1]	39	40	NC	BANK7A_G12	BANK3B_V10	NC	39	40	NC	BANK3B_V9
BANK8A_A10	b[0]	41	42	NC	BANK8A_A9	BANK3B_U12	NC	41	42	NC	BANK3B_U11
BANK8A_J9	hsyncn	43	44	NC	BANK8A_H9	BANK3B_R9	NC	43	44	NC	BANK3B_T10
BANK8A_E9	vsyncn	45	46	NC	BANK8A_D9	BANK3A_T8	NC	45	46	NC	BANK3A_T7
BANK8A_H8	NC	47	48	NC	BANK8A_G8	BANK3B_N8	NC	47	48	NC	BANK3B_P8
BANK8A_L7	NC	49	50	NC	BANK8A_K7	BANK3A_M7	NC	49	50	NC	BANK3A_M6
BANK8A_J7	NC	51	52	NC	BANK8A_J8	BANK3A_N6	NC	51	52	NC	BANK3A_P6
BANK8A_A8	NC	53	54	NC	BANK8A_A7	BANK3A_R5	NC	53	54	NC	BANK3A_R6
BANK8A_B6	NC	55	56	NC	BANK8A_B7	BANK3B_AB8	NC	55	56	NC	BANK3B_AA8
BANK8A_C6	NC	57	58	NC	BANK8A_D6	BANK3B_AB7	NC	57	58	NC	BANK3B_AA7
BANK8A_A5	NC	59	60	NC	BANK8A_B5	BANK3B_AB5	NC	59	60	NC	BANK3B_AB6
GND	-	61	62	-	GND	-	61	62	-	GND	
VIN (5V)	-	63	64	-	VIN (5V)	-	63	64	-	VIN (5V)	

## QMTECH Cyclone V 5CEFA5F23I7N FPGA Board

### (A) Parts assembled

- Altera/Intel Cyclone V 5CEFA5F23I7N 484 pin FBGA (Fineline Ball Grid Array) FPGA
- Winbond W9825GKH-6 32MB (16M x 16) 54 pin 3.3V SDRAM x2 (16M x 32 (A[12:0], D[31:0]) configuration)
- 4 pin 50MHz 3.3V clock oscillator (CLK\_50M)
- TI TPS563201 6 pin DC/DC converter IC x3 (VIN (5V) to 3.3V, 2.5V, and 1.1V)
- Micron 3.3V N25Q128A (128Mbit (16M x 8)) 8 pin serial flash memory for SPI boot Active Serial Standard Mode (MSEL[4:0] = 10011)
- User push switch x3 (KEY1, KEY2, nCONFIG) (open: 3.3V, push: 0V)
- User 3.3V LED x3 (LED\_D1, LED\_D2, Power on)

### (B) Connectors assembled

- 64 pin 2.54mm pitch header x2 (Total 128 I/O pins) to connect signals between FPGA board and System
- 10 pin JTAG socket for programming FPGA to connect Altera/Intel USB blaster cable
- 5V1A power socket (VIN (5V))

### (C) Physical board size (6.7 cm x 8.4 cm)

## Altera/Intel USB blaster cable



## Altera/Intel Quartus II FPGA Tool

Intel acquired Altera in 2015.

Altera goes back to be an independent company in 2024 and seeks IPO within three years.

Altera focuses on FPGA business and Intel focuses on silicon foundry business. The split must be a good choice.

USA companies are more flexible and resilient compared to Japanese companies.

- (1) Verilog HDL Compiler
- (2) Logic Synthesizer
- (3) IP Handler
- (4) Timing Analyzer
- (5) Verilog HDL Simulator

ModelSim/QuartaSim by Mentor Graphics acquired by Siemens in 2017. Intel obtained a license from Siemens.

- (6) Pin Planner
- (7) Netlist Generator
- (8) Place & Router
- (9) Programmer
- (10) On-board Logic Analyzer

I have applied Altera FPGA to my LSI design functional verification on real system twice as below.

- Flash memory controller LSI at ACC Micro in 1997
- [USB to flash memory bridge LSI](#) at SanDisk in 2000

FPGA technology advanced a lot on various fields such as design tools, process technology, packaging technology, and LSI test equipments while all of Japanese semiconductor companies (NEC, Toshiba, Hitachi, etc.) slept for last three decades like a fable of "The Rabbit and The Turtle". They are "The Rabbits". "The Lost three decades" is fatal and irreversible. Any fluffy funding efforts must be burnt to the ground like AI projects 1988 scorned.

## Pin function assorted by FPGA pin names

FPGA			Board
A1	--	RREF	TL
A2	IOBANK_9A	MSEL2	
A3	--	VCC	2.5V
A4	IOBANK_9A	nCONFIG	
A5	IOBANK_8A	DQ	U5-59
A6		VCCIO	3.3V
A7		DQ	U5-54
A8			U5-53
A9			U5-42
A10		DIFF_p O	U5-41
A11	--	GND	
A12	IOBANK_7A	DQ	U5-32
A13			U5-30
A14		DIFF_n O	U5-28
A15		DQ	U5-27
A16		VCCIO	3.3V
A17		DQ	U5-18
A18			U5-17
A19		DIFF_n O	U5-14
A20	DQ	U5-13	
A21	--	GND	
A22	IOBANK_7A	DQ	D30
B1	--	GND	
B2			
B3		NC	DNU1
B4			DNU2
B5	IOBANK_8A	DIFF_n O	U5-60
B6		DQ	U5-55
B7			U5-56
B8	VREF	GND	
B9	--	GND	--
B10	IOBANK_8A	DQ	Open
B11	IOBANK_7A	DIFF_n O	Open
B12		DQ	U5-31
B13		DIFF_p O	U5-29
B14	--	GND	--
B15	IOBANK_7A	DQ	U5-24
B16			U5-21
B17			U5-20
B18		DIFF_p O	U5-19
B19		VCCIO	3.3V
B20		DQ	U5-12
B21			D31
B22			D29

FPGA			Board
M1	--	GND	
M2			
M3		VCCA	2.5V PLL6
M4		GND	
M5	IOBANK_3A	TDO	JTAG_TDO
M6		DIFF_n I	U6-50
M7		DIFF_p I	U6-49
M8	IOBANK_3B	CLK_n	Open
M9		CLK_p	CLK_50M
M10	--	GND	
M11		VCC	1.1V
M12		GND	
M13		VCC	1.1V
M14		GND	
M15		VCC	1.1V
M16	IOBANK_5B	CLK_n	A2
M17		VCCPD	
M18		DQ	A0
M19		VCCIO	3.3V
M20		DIFF_p O	A1
M21		DQ	D8
M22	PLL	D9	
N1	--	NC	NC19
N2			NC20
N3		GND	
N4		VCC	1.1V
N5		GND	
N6	IOBANK_3A	DQS	U6-51
N7	--	GND	--
N8	IOBANK_3B	DQS	U6-47
N9		CLK_p	Open
N10	--	VCC	1.1V
N11		GND	
N12		VCC	1.1V
N13		GND	
N14		VCC	1.1V
N15		GND	
N16	IOBANK_5B	CLK_p	Open
N17	--	GND	
N18	IOBANK_5B	VCCPD	
N19		DQ	A10
N20			D14
N21			D15
N22	--	GND	

FPGA			Board
C1	--	NC	NC2
C2			NC1
C3		GND	
C4			
C5	IOBANK_9A	GND for	
C6	IOBANK_8A	DQ	U5-57
C7		VCCIO	3.3V
C8		DQ	Open
C9			Open
C10	--	VCCPD	3.3V
C11	IOBANK_7A	DQ	Open
C12		VCCIO	3.3V
C13		DQ	Open
C14		VREF	
C15		DQ	U5-23
C16			U5-22
C17		--	GND
C18	IOBANK_7A	DQ	U5-16
C19			U5-15
C20			U5-11
C21			D28
C22		VCCIO	3.3V
D1	--	GND	
D2			
D3		NC	NC13
D4			NC14
D5			GND
D6	IOBANK_8A	DQ	U5-58
D7	--	DIFF_p O	Open
D8	--	VCCPD	3.3V
D9	IOBANK_8A	DQSB	U5-46
D10	--	GND	
D11		VCC	2.5V
D12	IOBANK_7A	DQ	U5-37 (H16?)
D13			Open
D14	--	VCCPD	3.3V
D15	IOBANK_7A	VCCIO	3.3V
D16	--	VCCPD	3.3V
D17	IOBANK_7A	DQ	Open
D18	--	VCC	2.5V
D19	IOBANK_7A	DQ	U5-10
D20	--	GND	
D21	IOBANK_7A	DQ	D22
D22			D26

FPGA			Board
P1	--	GND	
P2			
P3		VCC	1.1V
P4		GND	
P5	IOBANK_3A	TMS	JTAG_TMS
P6		DQSB	U6-52
P7		DQ	Open
P8	IOBANK_3B	DQSB	
P9		CLK_n	
P10	--	GND	
P11		VCC	1.1V
P12	IOBANK_3B	DIFF_p O	Open
P13	--	VCC	1.1V
P14	IOBANK_4A	DQSB	U6-24
P15	--	VCC	1.1V
P16	IOBANK_5A	DQ	RAS
P17			SD_NCS0
P18		DIFF_n O	BA1
P19		DQ	BA0
P20		VCCIO	3.3V
P21		VCCPD	
P22		DQ	D13
R1	--	NC	NC8
R2			NC7
R3		GND	
R4	IOBANK_3A	Other	FPGA_NCS0
R5		DQ	U6-53
R6			U6-54
R7			Open
R8	--	VCCIO	3.3V
R9	IOBANK_3B	DQ	U6-43
R10			U6-30
R11			U6-29
R12	--		Open
R13	--	GND	
R14	IOBANK_4A	DQS	U6-23
R15	IOBANK_5A	DQ	U6-22
R16		DQS	U6-19
R17		DQSB	U6-20
R18	--	VCCIO	3.3V
R19	--	VCC	3.3V
R20	IOBANK_5A	VREF	GND
R21		DEV_OE	D11
R22		DQ	D12

FPGA			Board
E1	--	NC	NC15
E2			NC16
E3		GND	
E4			
E5	IOBANK_9A	MSEL3	
E6	--	VCC	2.5V
E7	IOBANK_8A	DIFF_n O	Open
E8		VCCIO	3.3V
E9		DQS	U5-45
E10		CLK_p	Open
E11	--	VCCPD	3.3V
E12	IOBANK_7A	DQ	U5-38
E13	--	GND	
E14	IOBANK_7A	DQ	Open
E15			U5-25
E16			KEY2
E17			NC
E18	IOBANK_7A	VCCIO	3.3V
E19		DQ	U5-9
E20		DIFF_p O	D25
E21		DQ	DQM3
E22			D24
F1		--	GND
F2			
F3	IOBANK_9A	Other	
F4	--	VCCA	2.5V PLL2
F5		GND	
F6			
F7		IOBANK_8A	DQ
F8	--	VCC	3.3V
F9	IOBANK_8A	CLK_n	Open
F10			Open
F11	IOBANK_7A	DQ	VCCIO
F12			Open
F13			Open
F14			U5-34
F15			U5-26
F16	--	GND	
F17	IOBANK_7A	GND for	GND
F18		DQSB	U5-8
F19		DQS	U5-7
F20		DQ	Open
F21		VCCIO	3.3V
F22		DIFF_n O	D23

FPGA			Board	
T1	--	GND		
T2				
T3		VCCA	2.5V PLL5	
T4	IOBANK_3A	Other	Open	
T5	--	VCCA	2.5V PLL1	
T6	IOBANK_3A	VCCIO	3.3V	
T7		DQ	U6-46	
T8			U6-45	
T9		IOBANK_3B		Open
T10	U6-44			
T11		VCCIO	3.3V	
T12	IOBANK_4A	DQSB	U6-28	
T13		DQS	U6-27	
T14		DQSB	Open	
T15	IOBANK_5A	DQ	U6-21	
T16	--	GND		
T17	IOBANK_5A	DIFF_n I	Open	
T18		DIFF_p I	Open	
T19		DQ		CAS
T20			LED_D2	
T21		--	GND	
T22	IOBANK_5A	DQ	D10	
U1	--	NC	NC21	
U2			NC22	
U3		GND		
U4				
U5				
U6	IOBANK_3A	DQ	Open	
U7		DIFF_n O	Open	
U8		DQ	Open	
U9	--	GND		
U10	IOBANK_3B	DQ	Open	
U11		DQSB	U6-42	
U12		DQS	U6-41	
U13	IOBANK_4A	DQ	Open	
U14		VCCIO	3.3V	
U15		DQS	Open	
U16		DIFF_n I	U6-18	
U17		DIFF_p I	U6-17	
U18	--	VCCA	2.5V PLL3	
U19	IOBANK_4A	VCCIO	3.3V	
U20		DQ	SDWE	
U21			DQM0	
U22			D7	

FPGA			Board
G1	--	NC	NC4
G2			NC3
G3		GND	
G4			
G5	IOBANK_9A	nCE	
G6	IOBANK_8A	DQ	Open
G7		VCCIO	3.3V
G8		PLL	U5-48
G9	--	GND	
G10	IOBANK_8A	CLK_p	Open
G11	IOBANK_7A	DQ	Open
G12		DQSB	U5-40
G13		CLK_n	U5-36
G14		VCCIO	3.3V
G15			U5-33
G16		DQ	Open
G17			SDCKE0
G18		DQS	SDCLK0
G19	--	GND	
G20	IOBANK_7A	DIFF_p I	Open
G21		DIFF_n I	D27
G22		DQ	D21
H1	--	GND	
H2			
H3			
H4			
H5	IOBANK_9A	nSTATUS	
H6	IOBANK_8A	DQ	Open
H7	--	GND	
H8	IOBANK_8A	PLL	U5-47
H9		DQSB	U5-44
H10	IOBANK_7A	DIFF_n O	Open
H11		DQS	U5-39
H12	--	GND	
H13	IOBANK_7A	CLK_p	U5-35
H14		DQS	Open
H15		CLK_n	Open
H16		CLK_p	(H16?)
H17		VCCIO	3.3V
H18		DQSB	A11
H19	--	VCCA	2.5V PLL4
H20	IOBANK_7A	DIFF_n I	A12
H21		DIFF_p I	D20
H22	--	GND	

FPGA			Board
V1	--	GND	
V2			
V3	IOBANK_3A	DCLK	FPGA_DCLK
V4	--	GND	
V5	IOBANK_3A	TCLK	JTAG_TCK
V6		DQ	Open
V7	--	GND	
V8		VCC	3.3V
V9	IOBANK_3B	DQ	U6-40
V10			U6-39
V11	--	NC	NC26
V12		GND	
V13	IOBANK_4A	DQ	Open
V14		CLK_n	Open
V15		CLK_p	Open
V16		CLK_n	Open
V17	--	GND	
V18	IOBANK_4A	DQ	Open
V19			LED_D1
V20			U6-14
V21			D6
V22	--	GND	
W1	--	NC	NC10
W2			NC9
W3		GND	
W4			
W5	IOBANK_3A	TDI	JTAG_TDI
W6		VCCPD	3.3V
W7	--	VCC	2.5V
W8	IOBANK_3A	DQ	Open
W9		DIFF_p O	Open
W10	IOBANK_3B	VCCIO	3.3V
W11	--	VCCPD	3.3V
W12			3.3V
W13			VCC
W14		VCCPD	3.3V
W15	IOBANK_4A	VCCIO	3.3V
W16		CLK_p	Open
W17	--	VCCPD	3.3V
W18		VCC	2.5V
W19	IOBANK_4A	DQ	U6-13
W20		VCCIO	3.3V
W21		DIFF_p O	D5
W22		DQ	D4



FPGA			Board
J1	--	NC	NC17
J2		NC	NC18
J3		GND	
J4		VCC	1.1V
J5		GND	
J6	IOBANK_9A	MSEL1	
J7	IOBANK_8A	DQ	U5-51
J8		DQ	U5-52
J9		DQS	U5-43
J10	--	VCC	1.1V
J11	IOBANK_7A	DQ	Open
J12	--	VCC	1.1V
J13	IOBANK_7A	DQSB	Open
J14	--	VCC	1.1V
J15		GND	
J16		VCC	1.1V
J17	IOBANK_7A	DQ	KEY1
J18		DIFF_p O	A8
J19		DIFF_p O	A9
J20	--	GND	
J21	IOBANK_7A	DQS	D19
J22		DQSB	D18
K1	--	GND	
K2		GND	
K3		VCC	1.1V
K4		GND	
K5		VCC	1.1V
K6	IOBANK_9A	CONF_DONE	
K7	IOBANK_8A	DQ	U5-50
K8	--	GND	
K9	IOBANK_7A	DQ	Open
K10	--	GND	
K11		VCC	1.1V
K12		GND	
K13		VCC	1.1V
K14		GND	
K15		VCC	1.1V
K16	IOBANK_7A	DQ	A6
K17	IOBANK_5B	DQS	A7
K18		VCCIO	3.3V
K19	IOBANK_7A	DIFF_n I	Open
K20		DIFF_p I	DQM2
K21	IOBANK_5B	DQ	D17
K22		DIFF_n O	D16

FPGA			Board
Y1	--	GND	
Y2		GND	
Y3		NC	NC23
Y4		NC	NC24
Y5		GND	
Y6		NC	NC25
Y7	IOBANK_3A	VREF	GND
Y8		VCCIO	3.3V
Y9	IOBANK_3B	DQ	Open
Y10		DIFF_n O	Open
Y11		DQ	Open
Y12		VREF	GND
Y13	IOBANK_4A	VCCIO	3.3V
Y14		DQ	U6-34
Y15			U6-33
Y16			Open
Y17		Open	
Y18	--	GND	
Y19	IOBANK_4A	DQ	U6-9
Y20			U6-10
Y21			D3
Y22			DIFF_n O
AA1	--	NC	NC12
AA2		NC	NC11
AA3		GND	
AA4			
AA5		IOBANK_3A	Other
AA6	--	GND	
AA7	IOBANK_3B	DQ	U6-58
AA8			U6-56
AA9			Open
AA10		Open	
AA11	--	GND	Open
AA12	IOBANK_3B	DQ	
AA13	IOBANK_4A	DIFF_p O	U6-31
AA14		DQ	U6-32
AA15			U6-25
AA16		VCCIO	3.3V
AA17		DQ	Open
AA18		DIFF_p O	Open
AA19		DQ	U6-12
AA20			U6-11
AA21		VCCIO	3.3V
AA22		DQ	D0

FPGA			Board
L1	--	NC	NC6
L2		NC	NC5
L3		GND	
L4		VCC	1.1V
L5		GND	
L6	IOBANK_9A	MSEL0	
L7	IOBANK_8A	DQ	U5-49
L8	IOBANK_7A	DIFF_p O	Open
L9	--	NC	DNU4
L10		VCC	1.1V
L11		GND	
L12		VCC	1.1V
L13		GND	
L14		VCC	1.1V
L15		GND	
L16		VCC	1.1V
L17	IOBANK_5B	DQSB	A3
L18		DQ	A5
L19		DQ	A4
L20		VREF	GND
L21	--	GND	
L22	IOBANK_5B	PLL	DQM1

FPGA			Board
AB1	--	GND	
AB2			
AB3	IOBANK_3A	Other	FPGA_DATA1
AB4			FPGA_ADSO
AB5	IOBANK_3B	DQ	U6-59
AB6		DIFF_n O	U6-60
AB7		DIFF_p O	U6-57
AB8		DQ	U6-55
AB9	--	GND	
AB10	IOBANK_3B	PLL	U6-38
AB11			U6-37
AB12	IOBANK_4A	DQ	U6-35
AB13		DIFF_n O	U6-36
AB14	--	GND	
AB15	IOBANK_4A	DQ	U6-26
AB16		VREF	GND
AB17		DQ	U6-16
AB18		DQ	U6-15
AB19	--	GND	
AB20	IOBANK_4A	DIFF_n O	U6-8
AB21		DQ	U6-7
AB22		DQ	D1

## Pin function assorted by FPGA IOBANKs

FPGA		Board
M5	TDO	JTAG_TDO
M6	DIFF_n I	U6-50
M7	DIFF_p I	U6-49
N6	DQS	U6-51
P5	TMS	JTAG_TMS
P6	DQSB	U6-52
P7	DQ	Open
R4	Other	FPGA_NCSO
R5		U6-53
R6	DQ	U6-54
R7		Open
T4	Other	Open
T5	VCCA	
T6	VCCIO	3.3V
T7	DQ	U6-46
T8	DQ	U6-45
U6	DQ	Open
U7	DIFF_n O	Open
U8	DQ	Open
V3	DCLK	FPGA_DCLK
V5	TCLK	JTAG_TCK
V6	DQ	Open
W5	TDI	JTAG_TDI
W6	VCCPD	
W8	DQ	Open
W9	DIFF_p O	Open
Y7	VREF	GND
Y8	VCCIO	3.3V
AA5		Open
AB3	Other	FPGA_DATA1
AB4		FPGA_ADSO
<b>16 I/Os</b>		In I/O Out

FPGA		Board
M8	CLK_n	Open
M9	CLK_p	CLK_50M
N8	DQS	U6-47
N9	CLK_p	Open
P8	DQSB	U6-48
P9	CLK_n	Open
P12	DIFF_p O	Open
R8	VCCIO	3.3V
R9		U6-43
R10	DQ	U6-30
R11		U6-29
R12		Open
T9	DQ	Open
T10		U6-44
T11	VCCIO	3.3V
U10	DQ	Open
U11	DQSB	U6-42
U12	DQS	U6-41
V9	DQ	U6-40
V10		U6-39
W10	VCCIO	3.3V
Y9	DQ	Open
Y10	DIFF_n O	Open
Y11	DQ	Open
Y12	VREF	GND
Y13	VCCIO	3.3V
AA7		U6-58
AA8		U6-56
AA9	DQ	Open
AA10		Open
AA12		Open
AB5	DQ	U6-59
AB6	DIFF_n O	U6-60
AB7	DIFF_p O	U6-57
AB8	DQ	U6-55
AB10	PLL	U6-38
AB11		U6-37
<b>32 I/Os</b>		In I/O Out

FPGA		Board	
P14	<b>DQSB</b>	U6-24	
R14	<b>DQS</b>	U6-23	
T12	<b>DQSB</b>	U6-28	
T13	<b>DQS</b>	U6-27	
T14	<b>DQSB</b>	Open	
U13	<b>DQ</b>	Open	
U14	VCCIO	3.3V	
U15	<b>DQS</b>	Open	
U16	<b>DIFF_n I</b>	U6-18	
U17	<b>DIFF_p I</b>	U6-17	
U19	VCCIO	3.3V	
U20		SDWE	
U21	<b>DQ</b>	DQM0	
U22		D7	
V13	<b>DQ</b>	Open	
V14	<b>CLK_n</b>	Open	
V15	<b>CLK_p</b>	Open	
V16	<b>CLK_n</b>	Open	
V18		Open	
V19	<b>DQ</b>	LED_D1	
V20		U6-14	
V21		D6	
W15	VCCIO	3.3V	
W16	<b>CLK_p</b>	Open	
W19	<b>DQ</b>	U6-13	
W20	VCCIO	3.3V	
W21	<b>DIFF_p O</b>	D5	
W22		D4	
Y14	<b>DQ</b>	U6-34	
Y15		U6-33	
Y16		Open	
Y17		Open	
Y19		U6-9	
Y20		U6-10	
Y21		D3	
Y22		<b>DIFF_n O</b>	D2

IOBANK\_4A

FPGA		Board		
AA13	<b>DIFF_p O</b>	U6-31		
AA14	<b>DQ</b>	U6-32		
AA15		U6-25		
AA16	VCCIO	3.3V		
AA17	<b>DQ</b>	Open		
AA18	<b>DIFF_p O</b>	Open		
AA19	<b>DQ</b>	U6-12		
AA20		U6-11		
AA21	VCCIO	3.3V		
AA22	<b>DQ</b>	D0		
AB12		U6-35		
AB13	<b>DIFF_n O</b>	U6-36		
AB15	<b>DQ</b>	U6-26		
AB16	VREF	GND		
AB17	<b>DQ</b>	U6-16		
AB18		U6-15		
AB20	<b>DIFF_n O</b>	U6-8		
AB21	<b>DQ</b>	U6-7		
AB22		D1		
		<b>48 I/Os</b>	In	I/O Out

IOBANK\_4A

FPGA		Board			
IOBANK_5A	P16	DQ	RAS		
	P17		SD_NCS0		
	P18	DIFF_n O	BA1		
	P19	DQ	BA0		
	P20	VCCIO	3.3V		
	P21	VCCPD			
	P22	DQ	D13		
	R15		U6-22		
	R16	DQS	U6-19		
	R17	DQSB	U6-20		
	R18	VCCIO	3.3V		
	R20	VREF	GND		
	R21	DEV_OE	D11		
	R22	DQ	D12		
	T15		U6-21		
	T17	DIFF_n I	Open		
	T18	DIFF_p I	Open		
	T19	DQ	CAS		
	T20		LED_D2		
	T22		D10		
		<b>16 I/Os</b>	In	I/O	Out

FPGA		Board			
IOBANK_5B	K17	DQS	A7		
	K18	VCCIO	3.3V		
	K21	DQ	D17		
	K22	DIFF_n O	D16		
	L17	DQSB	A3		
	L18	DQ	A5		
	L19		A4		
	L20	VREF	GND		
	L22	PLL	DQM1		
	M16	CLK_n	A2		
	M17	VCCPD			
	M18	DQ	A0		
	M19	VCCIO	3.3V		
	M20	DIFF_p O	A1		
	M21	DQ	D8		
	M22	PLL	D9		
	N16	CLK_p	Open		
	N18	VCCPD			
	N19	DQ	A10		
	N20		D14		
N21	D15				
		<b>16 I/Os</b>	In	I/O	Out

FPGA		Board
A12	DQ	U5-32
A13		U5-30
A14	DIFF_n O	U5-28
A15	DQ	U5-27
A16	VCCIO	3.3V
A17	DQ	U5-18
A18		U5-17
A19	DIFF_n O	U5-14
A20	DQ	U5-13
A22		D30
B11	DIFF_n O	Open
B12	DQ	U5-31
B13	DIFF_p O	U5-29
B15	DQ	U5-24
B16		U5-21
B17		U5-20
B18	DIFF_p O	U5-19
B19	VCCIO	3.3V
B20	DQ	U5-12
B21		D31
B22		D29
C11	DQ	Open
C12	VCCIO	3.3V
C13	DQ	Open
C14	VREF	
C15	DQ	U5-23
C16		U5-22
C18		U5-16
C19		U5-15
C20		U5-11
C21		D28
C22	VCCIO	3.3V
D12	DQ	U5-37 (H16?)
D13		Open
D15	VCCIO	3.3V
D17	DQ	Open
D19		U5-10
D21		D22
D22		D26
E12		U5-38
E14		Open

IOBANK\_7A

FPGA		Board
E15	DQ	U5-25
E16		KEY2
E18	VCCIO	3.3V
E19	DQ	U5-9
E20	DIFF_p O	D25
E21	DQ	DQM3
E22		D24
F11	VCCIO	3.3V
F12	DQ	Open
F13		Open
F14		U5-34
F15		U5-26
F17	GND for	GND
F18	DQSB	U5-8
F19	DQS	U5-7
F20	DQ	Open
F21	VCCIO	3.3V
F22	DIFF_n O	D23
G11	DQ	Open
G12	DQSB	U5-40
G13	CLK_n	U5-36
G14	VCCIO	3.3V
G15	DQ	U5-33
G16		Open
G17		SDCKE0
G18	DQS	SDCLK0
G20	DIFF_p I	Open
G21	DIFF_n I	D27
G22	DQ	D21
H10	DIFF_n O	Open
H11	DQS	U5-39
H13	CLK_p	U5-35
H14	DQS	Open
H15	CLK_n	Open
H16	CLK_p	(H16?)
H17	VCCIO	3.3V
H18	DQSB	A11
H20	DIFF_n I	A12
H21	DIFF_p I	D20
J11	DQ	Open
J13	DQSB	Open
J17	DQ	KEY1

IOBANK\_7A

FPGA		Board		
IOBANK_7A	J18	DQ	A8	
	J19	DIFF_p O	A9	
	J21	DQS	D19	
	J22	DQSB	D18	
	K9	DQ	Open	
	K16		A6	
	K19	DIFF_n I	Open	
	K20	DIFF_p I	DQM2	
	L8	DIFF_p O	Open	
<b>80 I/Os</b>		In	I/O	Out









FPGA		Board		
IOBANK_9A	A2	MSEL2	GND	
	A4	nCONFIG	3.3V	
	C5	GND for	GND	
	E5	MSEL3	GND	
	F3	MSEL4	3.3V	
	G5	nCE	GND	
	H5	nSTATUS	3.3V	
	J6	MSEL1	3.3V	
	K6	CONF_DONE	3.3V	
	L6	MSEL0	3.3V	
<b>0 I/Os</b>		In	I/O	Out

FPGA		Board		
IOBANK_8A	A5	DQ	U5-59	
	A6	VCCIO	3.3V	
	A7	DQ	U5-54	
	A8		U5-53	
	A9		U5-42	
	A10	DIFF_p O	U5-41	
	B5	DIFF_n O	U5-60	
	B6	DQ	U5-55	
	B7		U5-56	
	B8	VREF	GND	
	B10	DQ	Open	
	C6		U5-57	
	C7	VCCIO	3.3V	
	C8	DQ	Open	
	C9		Open	
	D6		U5-58	
	D7	DIFF_p O	Open	
	D9	DQSB	U5-46	
	E7	DIFF_n O	Open	
	E8	VCCIO	3.3V	
	E9	DQS	U5-45	
	E10	CLK_p	Open	
	F7	DQ	Open	
	F9	CLK_n	Open	
	F10		Open	
	G6	DQ	Open	
	G7	VCCIO	3.3V	
	G8	PLL	U5-48	
	G10	CLK_p	Open	
	H6	DQ	Open	
	H8	PLL	U5-47	
	H9	DQSB	U5-44	
J7	DQ	U5-51		
J8		U5-52		
J9	DQS	U5-43		
K7	DQ	U5-50		
L7		U5-49		
<b>32 I/Os</b>		In	I/O	Out











Each bank has independent power supplies (VCCIO; Vcc for I/Os and VCCPD; Vcc for I/O pads) to allow different I/O standards. All VCCIOs are connected to 3.3V.

IOBANK_	3A	3B	4A	5A	5B	7A	8A	Total
<b>GPIO Pins</b>	16	32	48	16	16	80	32	240





# FPGA Board Schematics







0 JNF



U1C

BANK4A AB13	AB13	4A,IO,RZQ_0,DIFFIO_TX_B25N
BANK4A AB12	AB12	4A,IO,DIFFIO_RX_B26N
	U13	4A,IO,DIFFIO_TX_B25P
BANK4A T12	T12	4A,IO,DIFFIO_RX_B26P
BANK4A AA14	AA14	4A,IO,DIFFIO_RX_B27N
BANK4A T13	T13	4A,IO,DIFFIO_TX_B28N
BANK4A AA13	AA13	4A,IO,DIFFIO_RX_B27P
BANK4A AB15	AB15	4A,IO,DIFFIO_TX_B28P
BANK4A Y14	Y14	4A,IO,DIFFIO_RX_B29N
BANK4A AA15	AA15	4A,IO,DIFFIO_RX_B30N
BANK4A Y15	Y15	4A,IO,DIFFIO_TX_B29P
	V14	4A,IO,DIFFIO_RX_B30P
BANK4A AB17	AB17	4A,IO,CLK2N,DIFFIO_RX_B31N
	V15	4A,IO,DIFFIO_TX_B32N
BANK4A AB18	AB18	4A,IO,CLK2P,DIFFIO_RX_B31P
BANK4A AB20	AB20	4A,IO,DIFFIO_TX_B32P
	Y16	4A,IO,DIFFIO_TX_B33N
BANK4A AB21	AB21	4A,IO,DIFFIO_RX_B34N
	Y17	4A,IO,DIFFIO_TX_B33P
	T14	4A,IO,DIFFIO_RX_B34P
	AA17	4A,IO,DIFFIO_TX_B35N
	U15	4A,IO,DIFFIO_TX_B36N
	AA18	4A,IO,DIFFIO_RX_B35P
BANK4A AA19	AA19	4A,IO,DIFFIO_TX_B36P
BANK4A V20	V20	4A,IO,DIFFIO_TX_B37N
BANK4A AA20	AA20	4A,IO,DIFFIO_RX_B38N
BANK4A W19	W19	4A,IO,DIFFIO_TX_B37P
	V16	4A,IO,DIFFIO_RX_B38P
D1	AB22	4A,IO,CLK3N,DIFFIO_RX_B39N
	W16	4A,IO,DIFFIO_TX_B40N
D0	AA22	4A,IO,CLK3P,DIFFIO_RX_B39P
D2	Y22	4A,IO,DIFFIO_TX_B40P
BANK4A Y20	Y20	4A,IO,DIFFIO_TX_B41N
D4	W22	4A,IO,DIFFIO_RX_B42N
BANK4A Y19	Y19	4A,IO,DIFFIO_TX_B41P
BANK4A P14	P14	4A,IO,DIFFIO_RX_B42P
D3	Y21	4A,IO,DIFFIO_RX_B43N
BANK4A R14	R14	4A,IO,DIFFIO_TX_B44N
D5	W21	4A,IO,DIFFIO_RX_B43P
D7	U22	4A,IO,DIFFIO_TX_B44P
	V19	4A,IO,DIFFIO_TX_B45N
LED_D1	D6	4A,IO,DIFFIO_RX_B46N
	V21	4A,IO,DIFFIO_TX_B45P
	V18	4A,IO,DIFFIO_RX_B46P
BANK4A U16	U16	4A,IO,DIFFIO_RX_B47N
DQM0	U21	4A,IO,DIFFIO_TX_B48N
SDWE	U17	4A,IO,DIFFIO_RX_B47P
	U20	4A,IO,DIFFIO_TX_B48P
	AB16	4A,VREFB4AN0



5CEFA5F23

\_TX\_B21P


U1E

5B,IO,CLK6P,DIFFIO_RX_R17P
5B,IO,DIFFIO_TX_R18P
5B,IO,CLK6N,DIFFIO_RX_R17N
5B,IO,DIFFIO_TX_R18N
5B,IO,DIFFIO_RX_R19P
5B,IO,FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTP,FPLL_BR_FB,DIFFIO_TX_R20P
5B,IO,DIFFIO_RX_R19N
5B,IO,FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTN,DIFFIO_TX_R20N
5B,IO,DIFFIO_RX_R21P
5B,IO,DIFFIO_TX_R22P
5B,IO,DIFFIO_RX_R21N
5B,IO,DIFFIO_TX_R22N
5B,IO,DIFFIO_RX_R23P
5B,IO,DIFFIO_TX_R24P
5B,IO,DIFFIO_RX_R23N
5B,IO,DIFFIO_TX_R24N
5B,VREFB5BN0


5CEFA5F23




U1F






5CEFA5F23







W9825G6K



W9825G6K





ASx1 MSEL 4 3 2 1 0  
 Standard 1 0 0 1 1

PS MSEL 4 3 2 1 0  
 Standard 1 0 0 0 1

