

[54] FULL ADDER/SUBTRACTOR CIRCUIT EMPLOYING EXCLUSIVE OR LOGIC

[75] Inventors: Tetsuji Oguchi; Hirokazu Kawai, both of Tokyo, Japan

[73] Assignee: Nippon Electric Co., Ltd., Tokyo, Japan

[21] Appl. No.: 736,236

[22] Filed: Oct. 27, 1976

[30] Foreign Application Priority Data

Oct. 31, 1975 Japan ..... 50-130534

[51] Int. Cl.<sup>2</sup> ..... G06F 7/50

[52] U.S. Cl. .... 364/784

[58] Field of Search ..... 235/176, 175

[56] References Cited

U.S. PATENT DOCUMENTS

3,612,847	10/1971	Jorgensen .....	235/176
3,843,876	10/1974	Fett et al. ....	235/175
3,919,536	11/1975	Cochran et al. ....	235/176 X
3,932,734	1/1976	Parsons .....	235/175

Primary Examiner—David H. Malzahn

[57] ABSTRACT

A binary full adder/subtractor circuit includes an exclusive OR gate operating upon augend/minuend and addend/subtrahend binary input signals. The sum/difference output from the circuit is the carry/borrow input signal or its inverse depending upon the output state of the exclusive OR gate. The carry/borrow output of the circuit comprises either the carry/borrow input or the addend/subtrahend input, as determined by the output of the exclusive OR gate and by an operation (sum/difference) specifying input signal.

9 Claims, 2 Drawing Figures

