



In more accurate, the 4.4 μ process described here is 4.375 μ process which is calculated as 5 μ x 7/8 (reduction rate). Computer adds the original 5 μ X-Y coordinate 7 times and shifts to the right 3 times to get 4.375 μ X-Y coordinates to achieve the 7/8 reduction.

Mask layout schematics were drawn manually using the scale of $2mm/5\mu m$ (400x) for top level and $4mm/5\mu m$ (800x) for functional modules under the top level to draw an N-channel silicon gate MOS (Metal Oxide Semiconductor) transistor one by one.

This design rule schematic is drawn by 2000x to define more in details.